Routers are the most common transmission devices over the Internet. Architecture of the routers can be improved to fully utilize the chances to save energy related to the CMOS based transmission equipment. One prime approach for controlling and managing the power dissipation of the CMOS devices is Dynamic Voltage and Frequency Scaling (DVFS). This paper implements the DVFS in a CMOS device programmed as a router for studying multiple factors impeding energy saving by using Dynamic Clock Generation (DCG) and Dynamic Clock Selection (DCS). The authors emphasize on the performance evaluation of such frequency scaled CMOS devices, in which the service rate vary according to the state of an underlying finite-state, continuous-time Markov model. Furthermore, this paper establishes the relationships of critical factors (in/)directly effecting power consumption of these devices. Aforementioned factors and their dependencies such as the arrival and service rates, queuing lengths and thresholds in such systems facilitate the changing dynamics of functions and services for appropriate clock state of the device. Thus, the resulting model is quite complex to be proved analytically or numerically. We investigate and implement PROGRES to affirm the numerical models' accuracy for capturing the service rate transitions of the proposed control policies with detailed performance analysis and discussion. Furthermore, PROGRES also scales the arrival rates and queue lengths, while ensuring the controlled transition rates of the modulating Markov process in the programmable router. Two control models against single service rate for benchmarking. These techniques and numerical experiments allow us to identify and evaluate the trade-offs between energy consumption and system performance in the futuristic programmable networking devices with resulting approximations are promising at network, node and functional levels.
I. INTRODUCTION
In recent years innovative Internet services and applications, such as Internet of Things (IoT), Augmented Reality, Interactive Gaming, Remote Medical Surgery, Self-driving cars, Delivery Drones, Social Networking and e-commerce, etc., are experiencing a prodigious development. For cost and environmental concerns, energy efficiency has attracted tremendous attentions from both academia and industry. The Global e-Sustainability Initiative (GeSI) [1] predicted that the ICTś share of total global carbon footprint will increase to 2.3% by 2020. Approximately 30% of the overall network power is consumed by transport and core network as reported The associate editor coordinating the review of this manuscript and approving it for publication was Sneh Saurabh .
by Alcatel-Lucent [2] . Nevertheless, a substantial part of these power dissipation can be saved, for example, 40% of the network power consumption can be reduced if the energy is in proportion to its carried traffic load [3] . Among various green techniques and solutions, the well-known Dynamic Voltage and Frequency Scaling (DVFS) is one of the best candidates to achieve the energy proportionality from the CMOS hardware perspective. However, how to effectively use these techniques, such as execution policies, still needs to be explored and investigated thoroughly.
Two hypothetical service rates (High and Low only) were analyzed in [4] , which may not be realistic enough in practical case-studies of power-savings. Besides, it lacks the important analysis aspects such as average service rate and expected queue length etc, which are equally significant factors to measure the performance of power saving models. Although [5] extended the dual-threshold policy in [4] with multiple service rates however it assumed one-dimensional fixed probability distribution. This lacks the in-depth rate transition studies and as a result, there is no expression of advantages of decreasing oscillations. In [6] , we previously proposed several local control algorithms and demonstrated their experimental results on the NetFPGA platforms [7] , but for high pertinence it did not consider the queuing policies and related dependencies. This paper focuses on the frequency scaling of CMOS based network devices to implement multiple service rates in a packet processing engine, which has been widely believed as one of the effective approaches to achieve the goal of reducing the power dissipation [2] in future networking equipment. We test and study the measurements to understand the direct dependencies of various parametric relationships for energy efficiency using a physical testbed. Next, we develop two queuing theory based control policies with their integration in the CMOS device. The purpose is to define the service rate control policies and investigate its performance indexes using a Markov model. The major contributions of our work are the following.
1) We derive an explicit implementation of DVFS in the CMOS devices for establishing the factors that have direct impact on power efficiency. In particular, we use NetFPGA as a CMOS network router to evaluate the frequency scaling ability. We research and identify that the hardware working frequency transition rate is proportional to the device power consumption, which now can be considered as the true counterpart of the classical energy efficiency. 2) We investigate the dependent factors and their impact on controlling the hardware frequency transition rates. In this type of study, we show that an appropriately scaled queuing size, packet arrival rate, service rate, threshold step size can converge to normalization. The proof relies on a variant of the methodology developed in Section IV and V to deduce that effective reduction of such transition rate have direct impact on power efficiency of the devices. 3) We propose two control policies referred as Escalator and Hysteresis to evaluate the impact of the identified factors. Relying on the theory and results from Markovian model, we design and formulate explicit hardware compatible (hardware deployable) algorithms based on these two control policies in the showcase of our green router. 4) The paper presents a series of representative experiments. In both algorithmic policies, the proposed architecture performs well for various traffic configurations, despite their simple forms. We use metrics such as delay, throughput and packet drop rate to evaluate the performance of both algorithms and compare them against widely deployed single service rate control policy. The remainder of this paper is organized as follows; Section II reviews the literature of power consumption characteristics in CMOS devices. Section III illustrates PROGRES architecture and its implementation on a frequency scaled NetFPGA. Section IV is dedicated to the modelling of the state-dependent rate transition and the control policies with simulation results are analysed and discussed in Section V. Finally, Section VI draws the conclusions.
II. PRELIMINARY EFFORTS
Researchers have proposed various methods to save energy in networks and networking devices. Considering various levels of energy-saving, this section is classified into three subfolds. First, we discuss the state-of-the-art energy efficiency techniques in CMOS devices (device-level). Next, we discuss the energy efficient networking prospects (networklevel). Lastly, we present work related to DVFS technique, its impact, usability and achievements based on existing works.
A. ENERGY EFFICIENT TECHNIQUES IN CMOS DEVICES
The dynamic and static power consumption are two dominant types of power dissipation in CMOS circuits and the overall power consumption can be formulated [8] as,
where C i denotes the capacitance of the capacitor i, and f 0→1 represents switching activity which is the main cause that leads to dynamic power dissipation in a CMOS device. V i denotes the power supply. Various power optimization techniques have been proposed based on Eq.(1). Dynamic Voltage Scaling [9] - [12] dynamically adjusts the voltage supply instead of using a constant voltage to maximumally reducing the power consumption without hindering the circuit performance. Clock Gating [13] - [15] integrates a customizable enable pin in the built in clock-tree. When a section of logic blocks is not used for a certain function, the clock signal to the logic blocks will be disabled to decrease the power consumption of the clock network. 28% lower power consumption is reported in Xilinx Virtex-5 FPGA by using clock gating [15] . Glitchs are unexpected transitions that dissipate undesired dynamic power in digital circuits. Lamoureux et al. [16] introduces programmable delay elements to the logic blocks which aligns the arrival times of the input signals to prevent glitches and reports 87% of glitch removal thus reducing up to 17% of overall power dissipation. Partial reconfiguration allows a portion of a circuit to be redesigned while the remaining part continues to work without any interference. Beside the benefits of this technique, the hardware reuse and its flexibility is also a virtue of [17] .
Liu et al. [18] has verified and investigated another advantage of this technique to reduce power consumption using partial reconfiguration.
B. ENERGY-AWARE NETWORKING
The prevailing technologies to reduce network energy consumption can be classified into two broad categories. The first approach is to put network elements into a sleep mode VOLUME 7, 2019 during idle periods. Authors in [19] proposed green OSPF protocol which can detect links with low traffic (up to 60% of total links in an actual IP network) and power them off to save the energy after reroute traffic to remaining active links. The second approach is so-called Rate Adaption which is an effective way of achieving network energy proportionality by adaptively scaling the link data rate in response to the utilization. In [20] researchers first described the ALR (Adaptive Link Rate) and intended it primarily for use in edge links. Nedevschi et al. [21] studied both forms of power management schemes and showed a substantial saving of network energy (50% reduction) when even just using simple schemes for sleeping or rate-adaption. Policies and rules to determine when to enter sleep mode or to change the link rate have been widely studied. Researchers in [22] proposed two state-setting policies which considered queuing length, service rate, rate adaption interval etc. and showed a deterministic bounds of network delay. The work in [23] introduced network stability into the scheduling algorithms and studied two scenarios, namely temporary sessions and permanent sessions and showed how delay bounds are affected by rate adaption. Gunaratne et al. [4] investigated queue length based policies to determine the appropriate conditions to trigger link rate changes according to a dual-threshold policy.
C. CLOCK FREQUENCY SCALED CMOS DEVICES
The Eq.(1) shows that the power dissipation of a CMOS device is proportional to the switching frequency f clk 1 and has a quadratic relation with the supply voltage (V ):
Effectively utilizing the clock frequency is desired to reduce the power consumption. Notwithstanding the fact that the packet processing engine has been widely recognized to be one of the most energy-consuming components in any networking device. A carefully investigated and dynamically adjusted clock to drive the packet processing engine by using the multi frequency scaling technique will be able to bring the power consumption down.
Our previous work [6] , [24] and similar work [5] , [25] had already investigated and verified the multi frequency scaling effectiveness towards the reduction of overall power dissipation in CMOS devices using NetFPGA platforms. Our results in Fig. 1a and 1b demonstrate the power consumption at different clock frequencies supporting various data rates on NetFPGA-1G [26] and 10G [27] respectively. In [6] , we proved that taking advantage of frequency scaling technique can save up to 25% power consumption under three real traffic traces.
III. MULTI FREQUENCY SCALED PROGRES ARCHITECTURE
To enable frequency scaling in PROGRES [28] , two novel approaches with multiple clock signals are designed, Dynamic Clock Generation (DCG) and Dynamic Clock 1 we assume the device is designed on a synchronized circuit in which f 0→1 can be expressed with respect to the clock f clk . Selection (DCS), and these approaches are explained in the next subsections.
A. DYNAMIC CLOCK GENERATION
Dynamic Clock Generation (DCG) uses frequency synthesis techniques [8] adopted from radio systems to generate a system clock f OPS from a reference clock f REF such that
where φ 0 is a constant and M is a programmable integer. In a packet processing engine, the value of M may be set in response to buffer occupancies, so that the processing is accelerated when buffers start to fill. Frequency synthesis is achieved using a digital Phase Locked Loop (PLL) or Delay Locked Loop (DLL) [8] , as shown in Fig. 2 , which also illustrates a threshold mechanism used to select the value of M . When the value of M changes, the PLL releases lock, and a period of time which depends on the loop dynamics [29] elapses before lock is re-established. The value of φ 0 maybe changed after lock is re-established, and so DCG is not synchronous. Numerous clock glitches will occur whilst lock is being established. 
B. DYNAMIC CLOCK SELECTION
Dynamic Clock Selection (DCS) approach is illustrated in Fig. 3 . DCS is able to choose the suitable clock frequency from a set of pre-generated clocks, using techniques such as multiple crystal oscillators or frequency synthesis, to optimize the device power consumption.
Since there is no convergence time associated with PLL or DLL dynamics, unlike in DCG, transitions in clock rate do not result in glitches. However, the supported clock rates of DCS are pre-defined so no new desired frequency can be dynamically added, thus DCG is less flexibility compared to DCG. Besides, more supported clock rates in DCS consume more hardware resources and it may result in failure of implementation due to the lack of resources.
There are various proposals addressing the control policies (scheduling algorithms), for rate adaptation, especially when triggering the service rate transitions by queuing length [4] , delay [30] or utilization [22] . Considering queuing length is the most prominent way for rate adaption, and it is closely related to QoS Performance such as packet loss and service delay, we propose and discuss the implementation aspects of an Escalator Policy and its variation Hysteresis Policy in the following section. 
IV. SYSTEM MODEL AND CONTROL POLICIES
We first describe the model to abstract the operating behaviour of a frequency scaling system. Next, we discuss an Escalator Policy which is an extension of the single-threshold ALR model described in [4] . In the light of our analysis and results with its drawback, we propose a Hysteresis Policy. We show that it is amalgamatable into the current frequency scaling supported systems with ease and effectively avoids the rate oscillation issue to a large extent [28] . All the notations described throughout the paper are summarized in Table 1 .
A. MODELLING STATEMENT
We consider the following assumptions to model the frequency scaling system:
• a memoryless arrival process has an exponentially distributed inter-arrival time with a constant rate (λ),
• the service time (1/µ) obeys an exponential distribution but it is dynamically adjustable as supported by the frequency scaling,
• a single packet processing engine forwards the packets in user data path,
• the packets in the queue are served in a First Come First Serve (FCFS) manner,
• the size of the FIFO input queue is infinite, • the arrival process and the service process are independent of each other.
Here the service process in the system model can be described as a Markov modulated process. In this paper, the service rate is controlled by a Continuous Time Markov Chain (CTMC). There are M + 1 phases (states) in the modulated chain and when the system is in the i-th phase, the service rate is adjusted to µ i , i = 0, 1, 2, · · · , M by using proposed frequency scaling technique. Therefore the Markov modulated service process is uniquely determined by an infinitesimal generator matrix and a service rate matrix ϒ, which are defined as:
where r i = M j=0,j!=i r ij . The service rate associated by each phase is a diagonal matrix ϒ,
The entries in the generator matrix depend on the control policy in place. The following assumptions are made about control polices:
• an increase (resp. decrease) in queue length, if it triggers a change in service rate, will cause an increase (resp. decrease) in service rate;
• a service rate transition can only occur immediately after a packet is served and leaves the system;
• there are M + 1 service rates, µ 0 to µ M , where µ 0 < µ 1 < · · · < µ M ;
• the system equilibrium condition (ergodicity) is met, λ < µ M .
B. ESCALATOR POLICY
The Escalator Policy regulations are explained and described as follows.
• if the queue length reaches the threshold kL(0 < k ≤ M ) from kL −1, and the current service rate is µ k−1 , the service rate is increased to µ k ,
• if the queue length falls to kL − 1(0 < k ≤ M ) from kL, and the current service rate is µ k , the service rate is decreased to µ k−1 ,
• if the queue length exceeds the threshold ML, and the service rate achieves the maximum value µ M , the service rate will remain at µ M until the queue length drops below ML. Fig 4 projects the state transition-rate diagram for the Escalator Policy according to the above definitions.
The entire process can be viewed as an infinite Birth-Death process. In state {i = kL − 1, 0 < k ≤ M }, we have Let t → 0 and consider the general equilibrium solution (t → ∞, lim
has a constant service rate µ k . We use an equilibrium solution:
From Eqs. (5) and (6), we have
Consider the equilibrium solution on sub-process
Using Eq. (7), we obtain
where, if k = 1, 0 j=1 (ρ j ) L = 1. Calculating p µ 0 0 using the normalization equation,
Service rate transitions have equilibrium property in this escalator policy.
Lemma 1: In the Escalator Policy, the transition rate of adjacent service rates is in balance (equilibrium).
Proof: Consider the state i = kL, 0 < k ≤ M , where the rate transition occurs. Using Eq. (5) and (8), we observe
This expresses that the average rate of transitions µ k → µ k−1 is equal to µ k−1 → µ k . Moreover, this Lemma also indicates that the infinitesimal generator matrix of the modulated service process is symmetric.
Lemma 2: In the Escalator Policy, the transition rate (service rate) is in balance (equilibrium).
Proof: Consider the state i = kL−1 and i = (k+1)L−1, 0 < k < M , we have
This expresses that the average rate of transitions from
Consider the average rate of transitions from µ k−1 → µ k is equal to
Applying Eq. (9) and (10) recursively, we obtain
Applying Eq. (10), gives
According to Lemma (1), we can obtain the average rate of transitions from different service rates as
The average queue length, namely the average number of customers in the system, can be calculated by applying Eq. 
Service rate transitions can result in packet loss. When using a DCG clock, once the control module decides to adjust the service rate of the system, the PLL circuit is turned on. Before the loop lock occurs and the new service rate has been established, the clock output will be chaotic as the transition of this loop from its unlocked to locked state is a highly nonlinear procedure [31] . This may result in packet loss. Even though this lock time is not an issue in DCS, higher frequency transition rates consume more power as shown in Table. 2, which shows empirical results captured from our NetFPGA-1G testbed. The experiment has been designed as 50% of time at 125MHz clock rate and 50% of time at 62.5MHz clock rate without any incoming traffic load. Thus, excessive frequent rate transitions can adversely affect power consumption. For these reasons, unnecessary transitions should be avoided, by introducing some form of damping to the Escalator. An alternative approach, called Hysteresis Policy, addresses and resolves this issue.
C. HYSTERESIS POLICY
One way to introduce such damping is to use hysteresis. The thresholds at which transitions occur depend on the dynamics of traffic. Specifically, the queue length thresholds at which transition occurs depend on whether the queue is falling or emptying. Additional state information is not required since the queue length and the service rate are related monotonically, and the latter data is already being recorded. The Hysteresis Policy can be described as follows:
• following a packet arrival, if the queue length reaches the threshold kL (where 0 < k ≤ M ), and the current service rate is µ k−1 , and thus the corresponding queue length was previously lower, the service rate is increased to µ k ,
• following a packet departure, if the queue length reaches the threshold (k − 1)L (where 0 < k ≤ M ), and the current service rate is µ k , and thus the corresponding queue length was previously higher, the service rate is decreased to µ k−1 ,
• if the queue length exceeds the threshold ML, and the service rate is the maximum value µ M , then the service rate will maintain at µ M until the queue length falls below (M − 1)L. The initial service rate µ 0 can be set to 0 to fully utilize the rates and achieve the optimized power saving. The system state transition in a stable state is presented in Fig. 5 .
The fundamental idea of the hysteresis control is to provide a dead zone where momentary fluctuations in queue length do not trigger rate transitions. This will lead to reduction of rate oscillation and thereby reduce power consumption. There are three independent Birth-Death processes involved in this enhanced Hysteresis Policy, which are as following:
(a) the sub-process {X (t) = i|(k − 1)L + 1 ≤ i ≤ kL, 0 < k ≤ M } is a Birth-Death process with a constant service rate µ k as load falls, (b) the sub-process
Birth-Death process with a constant service rate µ k as load increases, (c) the sub-process {X (t) = i|i > ML} is a Birth-Death process with a constant service rate µ M . Analogously with Eq. (7), for sub-process (a), we have an equilibrium solution
For sub-process (b), we have
The equilibrium equation for sub-process (c) is stated as
After simplification, we have
where, if k = 1, 0 j=1 (ρ j ) L = 1. Conditioning the entire state space (S) on the value of service rate (µ k ), using total probability rule in Eq. (17), it follows
Calculating p µ 0 0 using the normalization equation
Similarly, transitions of service rate in Hysteresis Policy also have an equilibrium property. We omit the proof 2 but directly give the Lemmas as follows, Lemma 3: In Hysteresis Policy, the transition rate of adjacent service rates is in balance (equilibrium). 2 the proof is similar to those of the aforementioned Lemma (1) and (2) 
Lemma 4: In Hysteresis Policy, the transition rate (service rate) is in balance (equilibrium).
The average rate of transitions from µ k → µ k−1 is given as
The average rate of transitions can be obtained by applying Eq. (12) . In addition to above, the average service rate can be calculated asμ
D. HARDWARE ALGORITHMIC IMPLEMENTATION
We implement the algorithms on hardware platform using both control policies from different perspective, as depicted in algorithm 1 and 2. In the first algorithm, we consider the intervals between successive thresholds (i · L ≤ l(t) < (i + 1) · L) to decide the required service rate, in contrast, we only consider the transition state (i · L) and separate the increasing and decreasing direction by keeping track of the historical service rate in the second algorithm. The feasibility and usability of hardware implementation are an advantage VOLUME 7, 2019 from other control policies. Algorithm 2, for example, can be implemented by a combinational logic circuit including 3 comparators, 1 adder and several logical gates as presented in Fig. 6 . Appropriate selection of the trigger condition will have an extensive effect on the costs of algorithm execution and the average transition rate. This discussion is out of the scope of this paper. However, the readers who are interested in these issues can refer to the MinLP and MaxLP algorithms which have been presented in our previous work [6] .
V. PERFORMANCE EVALUATION OF CONTROL POLICIES A. NUMERICAL STUDIES OF TRANSITION RATE
The characteristics of the two proposed control policies have been investigated using Maple for in-depth numerical analysis. Eqs (11) and (19) are processed to conduct the analysis. Fig. 7 shows the multi factorial relationship between the threshold step size (L), arrival rate (λ) and the transition rate (R) for both Escalator and Hysteresis control policies respectively. The numerical analysis of a multi frequency scaled system with five different service rates, chosen to match those generated in the NetFPGA, are listed in Table 3 .
It is clear from Fig 7 that the transition rate is relatively insensitive to packet arrival rate. This is particular to the Hysteresis policy, showing that it is successful in reducing the frequency of transitions. As expected, the transition rate is much higher from smaller step stages, as shown in Fig 8. The effect of this on energy efficiency is investigated in the next sub-section.
Considering both control polices as presented in Fig. 9 , for the same threshold step size, the Hysteresis Policy is more resilient to the variations of arrival rate.
Although the threshold mechanism would most accurately track system load if the buffer occupancies were recorded by bytes, this would cause implementation difficulties due to the size of the registers and arithmetic logic required. Instead, the unit of queuing length used is packets. This metric tracks the amount of header processing required, which is justified by the proportion of overall energy consumed.
B. QUEUING PERFORMANCE
Though the numerical models presented in the previous sub-section allow various insights of the operational gain of the frequency scaled device, they are limited in a way that only a simple arrival process can be modelled. Also the model is limited to an assumed infinite buffer capacity so extending the numerical model is not feasible; thus further evaluation of the system requires simulations.
The simulation developed supports both Escalator and Hysteresis policies. It is based on Java Modelling Tools (JMT) [32] which consists of a suite of GPL licensed applications for performance analysis and workload characterization studies. We integrate the proposed control policies with the JMT framework and add a new dedicated measurement functionality for investigating the impacts of controlling transition rate in PROGRES.
The key parameter values used are enumerated in Table 4 and the simulation output metrics are listed in Table 5 .
Considering the accuracy of the simulation results, we inherit the data process approach from the original JMT design to analyze the newly measured transition rate. The simulation results are processed using transient detection control and confidence interval estimation. Non-stationary data which are collected during the initial transient simulation period and detected by using R5 heuristic control [33] is removed from the statistical process. Afterwards, the confidence intervals of stationary sample distribution is computed by using the spectral analysis method presented in [34] . There are two reasons to do so. On one hand, it can guarantee that the measured results are valid with a confidence level. On the other hand, it checks the stability of the models and to demonstrate the transient period from the statistical analysis. The simulation flow and process is shown in Fig. 10 .
The simulation results are approximated very close to those obtained by the numerical studies. To prove the idea, Fig. 11 shows the transition rate and average queue length comparison of these two approaches. Fig. 11a depicts the variations of the transition rate vs. different arrival rates varying from 0.5 to 10, and 5 traffic intensities are uniformly dispersed along the range of 0 to 1. Fig. 11b demonstrates the average queue length with similar conditions. We further investigate the performance of the proposed frequency scaling control policies under the scenario of finite queue size. These experiments were setup with various arrival rates (λ) ranging between 1 to 20. We assume that the system provides 5 different service rates (µ) which are 1, 2, 4, 8 and 16 distributed in 5 ranges that uniformly separate the queue length. For example, the thresholds of queue size 50 are 10, 20, 30 and 40 respectively. For both Algorithms 1(Escalator) and 2 (Hysteresis), we have measured queue occupancy, delay, throughput and drop rate respectively and eventually compared them with a legacy router which has a constant service rate at its highest speed (µ = 16). The results are shown in Figs. 12 -15. From the combination of numerical, simulation, and practical data collected in this work, the following outcomes are drawn:
• in a traditional queuing system, average queue occupancy increases as load increases.
• counter-intuitively, delay falls as load increases. This is because the frequency scaling increases the system throughput under high load. • the average delay of the Hysteresis Policy is lower than that of Escalator Policy. This is because the Hysteresis Policy is more likely to use higher service rate.
• the drop-rate is higher with frequency scaling than the legacy system operates at a constant clock rate. This is a major performance shortfall of using frequency scaling.
C. POWER CONSUMPTION CHARACTERISTICS
Furthermore, we also study the power consumption characteristics in similar context. Fig. 16 presents the relationship between the threshold length (L), arrival rate (λ) and their impact on power consumption for Escalator and Hysteresis policies by using the data acquired from our frequency scaled PROGRES platform. From Fig. 16a and 16b , we can see power consumption trends with respect to the packet arrival rate and threshold length. As can be seen, there is power consumption increase with the increase in packet arrival rate. An exponential growth trend in power consumption is noticed with the decrease of the threshold length at higher arrival rates. The results here clearly verify and add on to the previous outcomes in Figs. 2 and 7 elaborating the impact of these multiple factors. 
VI. CONCLUDING REMARKS
Energy efficient techniques such as frequency scaling, voltage gating etc. are matured and their effectiveness has been widely recognized. However, policies for adapting these energy saving techniques in real time have received less attention. We implemented an energy efficient CMOS networking device using multi frequency scaling in this paper and thoroughly analyze two frequency control policies. We presented their hardware implementations and exploit various factors of values for their significant impact using both numerical and simulation studies. Most papers on green techniques have focused primarily on the energy-savings of the systems using such schemes, showing that energy is conserved but they lack study of major degradation in performance. In this paper, we explored the performance impacts of using one greening approach frequency scaling through numerical and simulation study. We proposed two frequency control policies and developed their algorithmic models, explored key performance metrics such as mean delay, drop rate, etc. Our results show that, mean delay anti-intuitively falls with increasing load in systems using frequency scaling, as the increase in load is compensated for by an increase in system capacity. Future work will seek to identify an optimal control policy where the mean delay is ideally invariant with offered load, so that the system does ''just enough'' to meet delay and other performance targets. We expect such an algorithm to exhibit optimal energy efficiency, and the work described in this paper will be invaluable in evaluating candidate algorithms.
To the authors' best knowledge there has been no such systematic and thorough study of the energy consumption performance of programmable network devices using frequency scaling is investigated.
